	Application No.	Applicant(s)
<del>-</del> .	10/815,015	SLAWECKI, DARREN
Notice of Allowability	Examiner	Art Unit
	Hail Mauron	2016
	Hai L. Nguyen	2816
The MAILING DATE of this communication appe All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RI of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in or other appropriate common GHTS. This application is a	n this application. If not included unication will be mailed in due course. THIS
1. $\boxtimes$ This communication is responsive to <u>the amendments filed</u>	on 01/25/2006.	
2. The allowed claim(s) is/are <u>1-37</u> .	•	
3. Acknowledgment is made of a claim for foreign priority un	der 35 U.S.C. § 119(a)-(d)	or (f).
a) ☐ All b) ☐ Some* c) ☐ None of the:	- · · · · · · · · · · · · · · · · · · ·	
1. Certified copies of the priority documents have	been received.	
2. Certified copies of the priority documents have	been received in Application	on No
3. Copies of the certified copies of the priority doc	cuments have been receive	d in this national stage application from the
International Bureau (PCT Rule 17.2(a)).		
* Certified copies not received:		
Applicant has THREE MONTHS FROM THE "MAILING DATE" on noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.  4.   A SUBSTITUTE OATH OR DECLARATION must be submit	ENT of this application.	
INFORMAL PATENT APPLICATION (PTO-152) which give		
5. CORRECTED DRAWINGS (as "replacement sheets") mus		
(a) ☐ including changes required by the Notice of Draftspers	on's Patent Drawing Review	w ( PTO-948) attached
1) ☐ hereto or 2) ☐ to Paper No./Mail Date		
(b)  including changes required by the attached Examiner's Paper No./Mail Date	s Amendment / Comment o	r in the Office action of
Identifying indicia such as the application number (see 37 CFR 1. each sheet. Replacement sheet(s) should be labeled as such in the		
<ol> <li>DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT I</li> </ol>	SIT OF BIOLOGICAL MAT FOR THE DEPOSIT OF BIO	ERIAL must be submitted. Note the DLOGICAL MATERIAL.
	,	
Attachment(s)		
1. Notice of References Cited (PTO-892)	5. Notice of In	formal Patent Application (PTO-152)
2. Notice of Draftperson's Patent Drawing Review (PTO-948)	6. Interview S	ummary (PTO-413), /Mail Date
3. Information Disclosure Statements (PTO-1449 or PTO/SB/0 Paper No./Mail Date	8), 7. Examiner's	/Mail Date Amendment/Comment
4.   Examiner's Comment Regarding Requirement for Deposit	8. 🛭 Examiner's	Statement of Reasons for Allowance
of Biological Material	9.	_

Application/Control Number: 10/815,015

Art Unit: 2816

## **DETAILED ACTION**

## Response to Amendment

1. The amendment received on 01/25/2006 has been reviewed and considered with the following results:

As to the prior art rejections to claims 14-18, 21, and 33; in view of Applicant's amendments and arguments with respect to the previous prior art rejections mailed on 12/13/2005, Applicant's arguments have been considered, and found persuasive, as such; the prior art rejections have been withdrawn. Therefore the case is found to be in allowance condition for the reasons as set for below.

## REASON FOR ALLOWANCE

2. The following is an examiner's statement of reasons for allowance:

Applicant has amended the base claims to include the claims that would be allowable if rewritten in independent form as stated in the previous Office Action. As to pending claims of the application, the prior art of record fails to disclose or fairly suggest a delay circuit (500 in instant Fig. 5), as recited in claim 1, having specific structural limitation such as a falling edge delay circuit coupled to the pull up path to control delay of a falling edge of the reference signal, wherein the pull up path includes a first transistor to selectively couple the logic output to the falling edge delay circuit; and a rising edge delay circuit coupled to the pull down path to control delay of a rising edge of the reference signal, wherein the pull down path includes second and third transistors coupled in series to selectively couple the logic output to the rising edge delay

circuit, and being configured in combination with the rest of the limitations of the base claims and any intervening claims.

The prior art of record fails to disclose or fairly suggest a delay circuit (500 in instant Fig. 5), as recited in claim 11, having specific structural limitation such as an inverting enable circuit including a circuit input to receive a reference signal; a circuit output to output a delayed signal being a delayed inversion of the reference signal; a logic circuit including a logic input and a logic output; a first inverter coupling the circuit input to the logic input; a pull-up path coupled to the logic output; a pull down path coupled to the logic output; and a second inverter coupling the logic output to the circuit output; and being configured in combination with the rest of the limitations of the base claims and any intervening claims.

The prior art of record fails to disclose or fairly suggest a circuit (500 in instant Fig. 5), as recited in claim 14, having specific structural limitation such as a NAND logic circuit (L1) having a first NAND input coupled to receive the reference clock signal (320), a second NAND input coupled to the enable input (325), and a NAND output; and an inverter circuit (L2) coupling the NAND output to the circuit output; a falling edge delay circuit (515, T2, T3) coupled to the enable circuit to control delay of a falling edge of the reference clock signal; and a rising edge delay circuit (510, T1) coupled to the enable circuit to control delay of a rising edge of the reference clock signal; and being configured in combination with the rest of the limitations of the base claims and any intervening claims.

The prior art of record fails to disclose or fairly suggest an integrated circuit (700 in instant Fig. 7), as recited in claim 22, comprising a clock distribution network to distribute a reference clock signal throughout the integrated circuit; and having specific structural limitation

Application/Control Number: 10/815,015

such as each of clock delay circuits (500 in instant Fig. 5) comprising a clock enable circuit including a clock input to receive the reference clock signal; an enable input; a circuit output to output a delayed clock signal being a delayed response to the reference clock signal; a NAND logic circuit having a first NAND input coupled to receive the reference clock signal, a second NAND input coughed to the enable input and a NAND output; and an inverter circuit coupling the NAND output to the circuit output a falling edge delay circuit coupled to the enable circuit to control delay of a falling edge of the reference clock signal; and a rising edge delay circuit coupled to the enable circuit to control delay of a rising edge of the reference clock signal; latches each clocked according to the delayed clock signal output from each of the clock delay circuits; and logic clusters to compute logic values, the latches coupled to buffer the logic values between clock edges of the delayed clock signals; and being configured in combination with the rest of the limitations of the base claims and any intervening claims.

3. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

## Conclusion

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hai L. Nguyen whose telephone number is 571-272-1747. The examiner can normally be reached on Monday-Thursday.

Art Unit: 2816

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

5. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Busines1s Center (EBC) at 866-217-9197 (toll-free).

HLN # April 10, 2006

Terry D. Cunningham